



Switched-Current-Assisting and Pre-Charging Techniques for SC Low-pass Filters

Yaohua Zhao, Pui-In Mak, Man-Kay Law, and Rui Martins¹

State-Key Laboratory of Analog and Mixed-Signal VLSI, University of Macau, Macao, China, 1- also with Instituto Superior Técnico, TU of Lisbon, Portugal

Research Backgrounds



Bluetooth

 $BW \cdot \left(\left(\frac{IIP3}{P_v} \right)^{\frac{1}{3}} \cdot N^{\frac{4}{3}} \right)$

Entered into the nanoscale CMOS regime, the die area of wireless chips is dominated by the baseband I/Q channel-selection lowpass filters (LPFs). To address this issue, this work revisits the switchedcapacitor (SC) LPF for its unique benefits of clock-rate-defined bandwidth, cutoff accuracy and compact implementation. The main challenges are the speed, linearity and power tradeoffs, which are surmounted here via two circuit techniques: the first is a Switched-*Current-Assisting* (SCA) *path* aiding the charging of *integration* capacitor passively, leaving only the final error correction to be performed by the main OTA. The second is a **Pre-Charging (PC)** *path* for speedily charging the *load capacitor* with simple hardware reuse from the SCA path. Both techniques are embedded into the design of a 5th-order Butterworth SC LPF. At the same power (5.6 mW) and bandwidth (10 MHz), the IIP3 reaches +23.5 dBm (+15.3 dBm) and the -3dB cutoff accuracy is 97% (82%) with (without) the SCA + PC paths. The clock-defined bandwidth is scalable from 1.5 to 15 MHz. A favorable Figure-of-Merit (0.014 fJ) is measured when compared with the state-of-the-art. The die area is merely 0.127mm² in 65-nm CMOS.

	This Work	JSSC Jul'11 S. V. Thyagarajan	ISSCC'12 B. Drost	JSSC Sept'09 T. Lo	
Technology	65 nm	90 nm	90 nm	180 nm	
Architecture	Active SC + SCA + PC	Gm-C	Ring-Oscillator Integrator	Gm-C	
Filter Order, N	5 th , Butterworth	6 th , Butterworth	4 th , Butterworth	3 rd , Butterworth	
Bandwidth, BW (MHz)	1.5 to 15	8.1 to 13.5	7 to 30	0.5 to 20	
BW Tuning	Clock Rate	Coarse (Cap Bank) Fine (Current)	Supply Voltage	Bias Current	
In-Band IIP3 (dBm)	+23.5 @ 10MHz BW	+22.1 @ 10MHz BW	+16.7@ 7MHz BW	+20.5 @ 10MHz BW	
IRN (nV/√Hz), P _N _	35	75	23.7 to 32.8	12 to 425	
Area/Pole (mm ² /Pole)	0.0254	0.04	0.0725	0.077	
Power (mW), Pc	2.3 to 7.8	4.35	2.9 to 19.1	4.1 to 11.1	
FOM (fJ) * 💙	0.014	0.024	0.0228	0.072	
$P_{C/N}$ This work achieves higher IIP3, better area efficiency.					







Mobile-TV RX [P. Mak ISSCC'11]

SCA Path

Auxiliary (

S_{SCA} R_{on}

C.

Former stag

O Vin.p







With the SCA path the G_{OTA}, the simulated speed-to-power efficiency is improved by

The main OTA is relaxed as it is only responsible for the rest error correction.

> 1.5 2.0









	Μ		
Power @ 10 MHz	A		
Bandwidth	С		
Cutoff Accuracy @			
In-ban	d IIP		
-1-dB Compress			
IRN			
*· Uniqua	d a		

Two circuit techniques, SCA and PC, have been proposed for improving the speed and linearity of active-SC LPFs without penalizing the power. Both are carefully designed to assist the main OTA to deliver most of the charge to the integration and load capacitors. Only one auxiliary OTA is entailed for implementing both SCA and PC paths. Three SC LPFs (Uniquad, Biguad and 5thorder Butterworth) were designed and fabricated in 65-nm CMOS for verification. Both circuit techniques are applicable to other SC circuits like analog-to-digital converters.







*: Uniquad and Biguad share the same clock generator