A 0.0064mm² 12.8µW Three-Stage Amplifier with 1.38MHz GBW at 1nF Capacitive Load

Zushu Yan, Pui-In Mak, Man-Kay Law, and Rui Martins¹

T_s +/- (μs)

1.21/0.92

1.63/1.12

2.11/1.49

State-Key Laboratory of Analog and Mixed-Signal VLSI, University of Macau, Macao, China, 1- also with Instituto Superior Técnico, TU of Lisbon, Portugal





- > CM-Based Current Buffer
- > Parallel Compensation
- > Multi-Path Gm Boosting
- > Measured Record FOMs

Advantages

- > CM-Based over CG and Its Derivatives
- Small power and area
- High parasitic poles
- > Parallel over Miller
- Low power Wide bandwidth



M



Vs

⊣Нм₄



OMs This Work 00000 ↓ [Z. Yan, ISSCC'12] FOMs = GBW [MHz] · CL [pF] Power [mW]	FOML FOML = SR [V/µs] · CL[p 100000	F]
♦[S. Chong, JSSC Sep'12]	This Work	
		, D6]
JSSC Mar05] ♦ ↓ [J. Ramos, 1000 [H. Lee, JSSC TCAS-I Oct'04] Mar'03]		ung, 100]
◆ [K.Leung, JSSC Feb'00] ◆ [K.Leung, TCAS-II Apr'01]	[H Lee, JSSC Mar03] [K.Leung, JSSC Feb'00]	
• [К. но, JSSC Oct'03]	• [K. Ho, JSSC Oct03] 100	
0 10 20 30 40 50 60 Total Compensation Capacitance Ct (pF)	Total Compensation Capacitance Ct	ь (pF)





	This Work	[1] [Z. Yan ISSCC'12]	[2] [S. Chong JSSCSep'12]
Load CL(pF)	1,000	15,000	500
GBW (MHz)	1.38	0.95	2
Phase Margin (°)	53.3	52.3	52
Gain Margin (dB)	16.5	18.1	7.70*
Average SR (V/µs)	0.48	0.22	0.65
Average 1% Ts (µs)	1.38	4.49	1.23
DC Gain (dB)	>100	>100	>100
I _{DD} (μA)	10.5	72	17
Power (µW) @ V _{DD}	12.6 @ 1.2	144 @ 2	20.4@1.2
Output Noise Density (nV/sqrt(Hz) @ 100kHz)	212	174	N/A
Total Capacitance Ct(pF)	0.95	2.6	1.15
Chip Area (mm ²)	0.0064	0.016	0.0088
Technology	0.18µm CMOS	0.35µm CMOS	65nm CMOS
FOM _s [(MHz· pF)/mW]	109,524	98,958	49,020
FOM _L [(V/µs [.] pF)/mW]	38,095	22,917	15,931
LC-FOM _s (MHz/mW)	115,288	38,061	42,626
LC-FOML[(V/µs)/mW]	40,100	8,814	13.853