# A Power Effective 5-bit $600 \mathrm{MS} / \mathrm{s}$ Binary-Search ADC with Simplified Switching 

Si-Seng Wong, U-Fat Chio, Hou-Lon Choi, Chi-Hang Chan, Sai-Weng Sin, Seng-Pan U, R. P. Martins ${ }^{1}$<br>Analog and Mixed Signal VLSI Laboratory (http://www.fst.umac.mo/en/lab/ans_vlsi/index.html)<br>Faculty of Science and Technology, University of Macau, Macao, China<br>1- also on leave from Instituto Superior Técnico / TU of Lisbon, Portugal<br>E-mail: ma96552@umac.mo


#### Abstract

This paper proposes the design of a binary search ADC that uses two different techniques, namely, distributedresidue and folding. These can prevent signal dependent offset and reduce the switching network complexity. A 5 -bit binarysearch ADC applying such proposed techniques has been developed in 65 nm CMOS. It consumes $540 \mu \mathrm{~W}$ under 1 V supply voltage at the operating frequency of $\mathbf{6 0 0} \mathrm{MS} / \mathrm{s}$. The simulation results demonstrate that the design achieves a SNDR of 30.8 dB at Nyquist input frequency with a figure of merit (FOM) of $32 \mathrm{fJ} /$ conversion-step.


Keywords-- Analog-to-Digital Converter (ADC); Asynchronous binary-search ADC.

## I. Introduction

Low resolution high-speed ADCs are widely used for wireless communication applications such as ultra wideband (UWB) systems. The advantages of flash [1] and SAR [2] ADCs have been adopted by the binary-search architecture [3] [4], thus achieving high-speed and low power requirements. Fig. 1(a) shows the block diagram of the conventional binarysearch ADC [3]. Its operation principle is similar to what is utilized in SAR ADCs which approximate the sampled input and converts the digital code bit by bit. Comparing with the SAR architecture the binary-search scheme utilizes more comparators with prepared references but does not require a feedback loop to charge the capacitive DAC, which leads to a higher conversion speed than the SAR. Comparing with the flash scheme an N -bit binary-search ADC activates only N times the comparators for one sample's quantization which reduces drastically comparator's power consumption. Fig. 1(b) shows the modified binary-search architecture [4] that reduces the total number of comparators from $2^{\mathrm{N}}-1$ to $2 \mathrm{~N}-1$, for a requirement of N-bit resolution. However, this architecture exhibits two major drawbacks. First, the transition thresholds of the comparators are changing with the different input reference voltages, causing signal dependent offset. Second, the modified scheme reduces the exponential growth of the comparators at the cost of a massive increased complexity of the switching network in each bit stage, implying large power consumption from the reference ladder.


Figure 1. (a) Conventional binary-search architecture
(b) Modified binary-search architecture

In this paper a new binary-search scheme is proposed which employs a residue distribution technique to avoid the signal dependent offset errors, allowing the comparators to be digitally calibrated before the ADC operation. The folding technique is applied to reduce the total number of switches connected directly to the reference ladder, leading to less complexity and reduced power consumption.

## II. Principle of Operation

Fig. 2 shows the N -bit block diagram of the proposed architecture, and it is composed of N bit-stages. Except the $1^{\text {st }}$ stage, each bit-stage consists of two comparators with proposed switching networks. The ADC operates with the ayschronous scheme simliar to [4]. The $\mathrm{n}^{\text {th }}$-stage comparator output generates the clock phase for the $(\mathrm{n}+1)^{\text {th }}$ stage to achieve fast forward bit-quantizations, and it also determines the reference voltages in the $(\mathrm{n}+2)^{\text {th }}$ stage required to switch beforehand.
The modified architecture [4] used the massive switch network with the threshold prediction technique to approach the sampled input at each bit-stage, but the predicted comparators' threshold voltages are always changed with the different sampled input voltage. Since different thresholds cause various transient states in the comparators' input


Figure 2. N-bit block diagram of proposed architecture
transistors, signal dependent offsets are inherent in the comparators, which cannot be calibrated. Differed from [4] the proposed ADC applies fixed threshold for each comparator input to approach the residue during the bitquantization. Distributed T/Hs are employed at each stage instead of the global sampling capacitor, and the sampled input is stored at each bit-stage individually. While the $\mathrm{n}^{\text {th }}$ stage generates a bit result, the appropriate reference voltage is connected with the bottom plate of distributed $\mathrm{T} / \mathrm{H}$ to generate the residues through the switching network in the $(\mathrm{n}+2)^{\mathrm{th}}$ stage. As the residue is compared with the fixed threshold of the comparator, there is no signal dependent offset.

In addition, a folding switch technique is applied here to simplify the switching network of the binary-search ADC. If the differential input signal is inversely connected with the input of the comparator through the folding switch, then it is equivalent to connect with a threshold-inversed comparator. Note that the threshold voltage connected with the comparator is not inversed in fact, so it does not induce any signal dependent offset. In the proposed scheme, the fixed threshold comparators working with the distributed T/Hs and folded switches simplify the switching network but generate all the required threshold voltages during the quantization. For an example as shown in Fig. 3, the modified approach [4] uses the 4-bit switching network to select the thresholds, $\pm 1 / 8$,


Figure 3. $4^{\text {th }}$ bit-stage of modified and proposed schemes
$\pm 3 / 8, \pm 5 / 8$ and $\pm 7 / 8$, for two comparators in the $4^{\text {th }}$ bit-stage. The proposed scheme only requires two fixed threshold (i.e. $+1 / 8$ and $+3 / 8$ in single-end) comparators, and the 2 -bit switching network to choose the reference voltage $\pm 1 / 2$ and 0 . By connecting the reference voltage at the bottom plate of the $\mathrm{T} / \mathrm{H}$ to generate the residue, the equivalent thresholds of the comparators become $(+1 / 8+0)=+1 / 8,(+3 / 8+0)=+3 / 8$, $(+1 / 8+1 / 2)=+5 / 8$ and $(+3 / 8+1 / 2)=+7 / 8$. If the quantized MSB is ' 0 ', the positive thresholds are no longer useful. At this moment, the input signal can be folded, so that the negative thresholds, $-1 / 8,-3 / 8,-5 / 8$ and $-7 / 8$, comes up to the circuit. The complexity of the switching network is reduced because the folding operation provides the negative thresholds.

While the folding switches are turned on, charge sharing happens between the sampling capacitors and the input parasitic capacitance of comparators causing a gain loss error between the sampled input and threshold voltages in the comparator input pairs. A parasitic matching method [5] has been employed here to compensate the gain error mismatch causing by sampling the analog input and threshold voltages into the duplicate sampling capacitors. During the sampling phase $\Phi_{S}$, all inputs of the comparator are connected to the common-mode $V_{C M}$ in order to clear the memory effect. The capacitor, $\mathrm{C}_{\mathrm{S} 1}$, shown in Fig. 4, samples the threshold voltages $\left(\mathrm{V}_{\mathrm{P}, \mathrm{N}}\right.$ and $\left.\mathrm{V}_{\mathrm{N}, \mathrm{N}}\right)$. During the hold phase $\Phi_{H}$, the bottom plates of $\mathrm{C}_{\mathrm{S} 1}$ are connected to $V_{C M}$, where the top plates of $\mathrm{C}_{\mathrm{S} 1}$ are connected to the reference inputs of the comparator. The capacitor, $\mathrm{C}_{\mathrm{S} 1}$, has identical dimension and parasitic capacitances to compensate the gain loss error.

## III. Circuit Implementation

The following sub-sections describe the implemented circuits of the proposed techniques for a 5-bit binary search ADC.


Figure 4. Implemented circuit of the $\mathrm{N}^{\text {th }}$ stage, where $\mathrm{N} \geq 4$

## A. Asynchronous Clock Generation

The clock phases of the proposed binary-search ADC are shown in Fig. 4. The clock generator generates the sampling phase $\Phi_{S}$, hold phase $\Phi_{H}$, and the activating phase $\mathrm{CLK}_{1}$ of the $1^{\text {st }}$ stage comparator. The asynchronous logics of the following stages generate the remaining activating phases $\mathrm{CLK}_{2}$ to $\mathrm{CLK}_{5}$ of comparators during the conversion.

## B. Switching Network

Fig. 4 shows the detail schematic of the $\mathrm{N}^{\text {th }}$ bit-stage. The inputs signals, $\mathrm{V}_{\text {IP }}$ and $\mathrm{V}_{\text {IN }}$, are sampled into the sampling capacitors $\mathrm{C}_{\mathrm{S}}$, during the sampling phase. The capacitance of the $\mathrm{C}_{\mathrm{S}}$ is 40 fF , which is enough to make the $\mathrm{kT} / \mathrm{C}$ noise negligible. All comparator inputs are connected with common-mode voltage $\mathrm{V}_{\mathrm{CM}}$ to discharge the input parasitic capacitance and clear the memory effect while the $\mathrm{C}_{\mathrm{S}}$ is sampling. During the hold phase, the top plates of $\mathrm{C}_{\mathrm{S}}$ connect to the comparator inputs through the folding switches according to the MSB $\left(\mathrm{B}_{1}\right)$. If the MSB is ' 0 ', there should be a folding operation, so the top plates of $\mathrm{C}_{\mathrm{S}}$ will be inversely connected to the comparator inputs, and the comparator outputs must be inverted to get the correct output bit result. Or otherwise, the MSB is ' 1 ', the top plates of $C_{S}$ will be directly connected to the comparator inputs, and the bit result is achieved from the directed connection of the comparator output. Therefore, a MUX is placed at the output of the comparator and it is controlled by MSB. The bottom plates of $\mathrm{C}_{\mathrm{S}}$ are connected to the reference voltages $\left(\mathrm{V}_{\mathrm{RESP} 1}, \mathrm{~V}_{\text {RESP2 }}, \ldots\right.$, $\mathrm{V}_{\text {RESN } 1}, \mathrm{~V}_{\text {RESN2 }}, \ldots$ ) to generate the residue according to the previous quantized bits $\mathrm{B}_{1}, \mathrm{~B}_{2}, \ldots, \mathrm{~B}_{\mathrm{N}-2}$.

## C. Dynamic Comparator

In binary-search ADC design, comparator is the main analog block. It must be power efficient because not all the comparators are operating all the times. Therefore, the comparator design should not consume any static power. The implemented four input dynamic comparator [6] is shown in


Figure 5. Comparator and offset calibration
Fig. 5. When the $\mathrm{V}_{\text {clk }}$ signal goes low, the memory of the comparator is cleared. The regenerative latch above the input pair forms a positive feedback loop, which converts the difference between the input and the reference signal into digital signal. The regenerative latch operates when $\mathrm{V}_{\mathrm{clk}}$ signal goes high. Therefore, there is no static power wasted.

## D. Comparator Offset Calibration

The mismatch of the input pair transistors causes unbalanced trans-conductance, $g m$. This unbalanced $g m$ causes offset problem. Fig. 5 shows the block diagram of the offset calibration algorithm to balance the $g m$ of the input pair [2]. During the calibration process, the differential inputs, $\mathrm{V}_{\mathrm{IP}}$ and $\mathrm{V}_{\mathrm{IN}}$, must be set to the comparator's threshold, $\mathrm{V}_{\text {refp }}$ and $\mathrm{V}_{\text {refn }}$. The flip detector determines the offset polarity at the beginning of the calibration by the comparator outputs, $\mathrm{V}_{\text {outp }}$ and $\mathrm{V}_{\text {outn. }}$. The polarity determines the outputs of multiplexers, MUX, to either connect to the coarse reference ladder or ground. The counter, together with the MUX, controls the reference voltage feedback to the comparator. The feedback voltage controls the biasing voltage of the higher $g m$ transistor. An increase in the transistor's biasing voltage can slightly decrease $g m$. Thus, the counter counts up to increase the feedback voltage until the comparator outputs are flipped, which means the offset is minimized. Afterwards, the calibration result is stored into the counter, and the whole calibration circuit should be powered-off during normal ADC operation.

## IV. Simulation Results

The proposed 5-bit binary-search ADC has been designed in 65 nm CMOS with 1 V supply. The simulation results demonstrate that the proposed binary-search ADC can operate with 5 -bit at $600 \mathrm{MS} / \mathrm{s}$ consuming only $540 \mu \mathrm{~W}$. The analog part, digital part, and reference ladder consume $278 \mu \mathrm{~W}$, $118 \mu \mathrm{~W}$, and $144 \mu \mathrm{~W}$, respectively. Correspondingly, the SS, TT, and FF corner simulation results of the SNDR with noise are $31.62 \mathrm{~dB}, 31.69 \mathrm{~dB}$, and 31 dB . The DNL is $0.524 /-0.465$ LSB and the INL is $0.272 /-0.325$ LSB, as shown in Fig. 6. Fig. 7 shows the FFT spectrum of the $1 \mathrm{~V}_{\mathrm{p}-\mathrm{p}}$ input at Nyquist frequency. The SFDR is 43.02 dB . Fig. 8 (a) shows the SNDR versus input frequencies at the sampling rate of $600 \mathrm{MS} / \mathrm{s}$, and the ERBW is close to 3.1 GHz . On the other hand, Fig. 8 (b) shows the SNDR versus sampling frequencies at Nyquist input. The Monte Carlo Analysis of 100 iterations, with process and mismatch, is shown in Fig. 9. The average SNDR with noise is 30.8 dB . In the proposed architecture, with a defined Figure-


Figure 6. DNL/INL


Figure 7. FFT spectrum for a $1 \mathrm{~V}_{\mathrm{p}-\mathrm{p}}$ Nyquist input signal (TT model)


Figure 8. (a) SNDR versus input frequencies at $\mathrm{f}_{\mathrm{S}}=600 \mathrm{MS} / \mathrm{s}$
(b) SNDR versus sampling frequencies at Nyquist input
of-Merit $\mathrm{FOM}=\mathrm{POWER} /\left(2^{\mathrm{ENOB}} \cdot f_{S}\right)$, the value obtained is $32 \mathrm{fJ} /$ conversion. Table I shows the comparison with other state-of-the-art high-speed low resolution ADCs [1]-[5] [7] [8].

## V. CONCLUSION

A 1-V 5-bit $600 \mathrm{MS} / \mathrm{s}$ asynchronous binary-search ADC designed in 65 nm CMOS has been presented. Using the distributed-residue technique the offset error can be calibrated by foreground calibration. The folding technique reduces the number of switches directly connected to the reference ladder. The simulation results demonstrate that the design consumes $540 \mu \mathrm{~W}$ of power. It achieves a SNDR of 30.8 dB at Nyquist input frequency and the FOM is $32 \mathrm{fJ} /$ conversion-step.

## Acknowledgment

This work was financially supported by Research Grants from University of Macau and Macau Science \& Technology Fund (FDCT).


Figure 9. Monte Carlo Analysis

TABLE I
PERFORMANCE SUMMARY AND COMPARISON TO STATE-OF-THE-ART

|  | $[1]$ | $[2]$ | $[3]$ | $[4]$ | $[5]$ | $[7]$ | $[8]$ | This <br> work |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Technology | 90 | 45 | 90 | 65 | 65 | 130 | 65 | 65 | nm |
| Supply Voltage | 1 | 1.1 | 1 | 1 | 1 | 1.2 | 1 | 1 | V |
| Input Range | 0.8 | 1 | 0.768 | 0.6 | 1 | 1.2 | 0.8 | 1 | $\mathrm{~V}_{\mathrm{P}-\mathrm{P}}$ |
| Resolution | 5 | 7 | 7 | 5 | 4 | 6 | 5 | 5 | bit |
| DNL | 0.3 | 0.5 | 0.48 | 0.62 | 0.3 | $\mathrm{~N} / \mathrm{A}$ | 0.26 | 0.524 | LSB |
| Sampling Rate | 1750 | 2500 | 150 | 800 | 1000 | 1250 | 500 | 600 | $\mathrm{MS} / \mathrm{s}$ |
| SNDR @ Nyquist | 28.5 | 34.3 | 39.7 | 26.92 | 23.7 | 27 | 26.1 | 30.8 | dB |
| Power | 2.2 | 50 | 0.133 | 1.97 | 0.43 | 32 | 6 | 0.54 | mW |
| FoM | 60 | 480 | 10.4 | 116 | 34 | 3050 | 750 | 32 | $\mathrm{fJ} / \mathrm{step}$ |

## References

[1] B. Verbruggen, J. Craninckx, M. Kuijk, P. Wambacq and G. Van der Plas, "A $2.2 \mathrm{~mW} 1.75 \mathrm{GS} / \mathrm{s} 5$ Bit Folding Flash ADC in 90 nm Digital CMOS," in IEEE Journal of Solid-State Circuits, vol. 44, no. 3, pp. 874-882, March 2009.
[2] E. Alpman, H. Lakdawala and L. R. Carley, "A 1.1V 50mW 2.5GS/s 7b Time-Interleaved C-2C SAR ADC in 45 nm LP Digital CMOS," ISSCC Dig. Tech. Papers, High-Speed Data Converters, pp. 76-77, Feb. 2009.
[3] G. Van der Plas and B. Verbruggen, "A $150 \mathrm{MS} / \mathrm{s} 133 \mu \mathrm{~W} 7$ bit ADC in 90 m Digital CMOS," in IEEE J. Solid-State Circuits, vol. 43, no. 12, pp. 2631-2640, Dec. 2008.
[4] Y. Z. Lin, S. J. Chang, Y. T. Liu, C. C. Liu, and G. Y. Huang, "A 5b 800MS/s 2 mW Asynchronous Binary-Search ADC in 65 nm CMOS," ISSCC Dig. Tech. Papers, pp. 80-81, Feb. 2009.
[5] U F. Chio, H. L. Choi, C. H. Chan, S. S. Wong, S. W. Sin, S. P. U and R. P. Martins, "Comparator-Based Successive Folding ADC", in proc. of IEEE Asia Pacific Conference on Postgraduate Research in Microelectronics \& Electronics (PrimeAsia), pp. 117-120, Nov. 2009.
[6] T. B. Cho and P. R. Gray, "A 10-bit, 20-MS/s, 35mW Pipeline A/D Converter," in IEEE J. Solid-state Circuits, vol. 30, no. 5, pp. 166-172, Mar. 1995.
[7] Z. Cao, S. Yan and Y. Li, "A 32mW 1.25GS/s 6b 2b/step SAR ADC in $0.13 \mu \mathrm{~m}$ CMOS," in IEEE Journal of Solid-State Circuits, vol. 44, no. 3, pp. 862-873, March 2009.
[8] B. P. Ginsburg and A. P. Chandrakasan, " $500-\mathrm{MS} / \mathrm{s} 5-\mathrm{bit}$ ADC in $65-$ nm CMOS with split capacitor array DAC," in IEEE J. Solid-State Circuits, vol. 42, no. 4, pp. 739-747, Apr. 2007.

